End to End QoS Metrics Modeling Based on Multi-application Environment in Network on Chip

Abdelkader Saadaoui^1, and Salem Nasri^{2, 3}

¹Computer and Embedded System Lab (CES), ENIS, Sfax, Tunisia

²Computer Science Department, ISET Rades, Tunisia

³Computer Engineering Department, College of Computer, Qassim University, Kingdom Saudi Arabia

Cite this paper:
Abdelkader Saadaoui and Salem Nasri. End to End QoS Metrics Modeling Based on Multi-application Environment in Network on Chip. Journal of Computer Networks. 2017; 4(1):1-10. doi: 10.12691/jcn-4-1-1

Abstract

To quantitatively measure quality of service (QoS) in Network on Chip (NoC), several related aspects of the network service are often considered, such as end to end delay (EED), Throughput (Thp), Packet loss rate (PLR), etc. However, until now, no standard method of performance measurement and fewer techniques have been used to provide its definition. In fact, few papers have developed different methods to modelize QoS in NoC and provided an efficient and flexible way to monitor QoS. The originality of our approach is based on a proposition of a QoS–intellectual property module in NoC architecture to improve network performances. We implement an approach of QoS metrics modeling for NoC, using Analytic Hierarchy Process (AHP) on multi-parameter and multi-application for 4×4 mesh NoC environment. The results have shown that our QoS modeling approach is proven successful in providing a quantifiable representation. Therefore, QoS arbiter module interacts with other routers, the link utilization is balanced and network performance improved.

Keywords:
NoC QoS modeling dynamic routing QoS parameters AHP

This work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

References:

[1]	Benini, L., D. M, G. «Networks on chips: A new SOC paradigm», IEEE Computer, 35 (1), (2002), p.70-78.
[2]	Benini, L., D. M., G. «Networks on chips: Technology and tools», San Francisco, CA: Morgan Kaufmann Publishers. (2006).
[3]	Bolotin, E., C. I., G. R., K. A. «QNoC: QoS architecture and design process for network on chip», Journal of Systems Architecture, Special issue on Networks on Chip, 50(2–3), (2004), p.105-128.
[4]	Goossens, K., D J., G, O. P., G.P, S., R., A., R. E. «A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification», In Proceedings of the design, automation and test in Europe conference and exhibition (DATE’05), (2005), p.1182-1187.
[5]	Rijpkema, E., Goos. K., Radu., A. «Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip», In Design, automation and test in Europe (DATE’03), (2003), p.350-355.
[6]	Rijpkema, E., Gooss. K., Wiel. P. «A router architecture for networks on silicon», In The 2nd workshop on embedded systems (PROGRESS’2001), (2001), p.181-188, Veldhoven.
[7]	Bjerregaard, T., M. S. «A survey of research and practices of network-on-chip», ACM Computing Surveys, 38, (2006), p.71-121.
[8]	Chunlin, L., L. L. «Cross-layer optimization policy for QoS scheduling in computational grid», Journal of Network and Computer Applications, Elsevier, p.31, (2008), p.258-284.
[9]	Plestys, R., Vili. G., Sand. D., Vask. D., Kavaliunas, R., Kaunas, R. «The measurement of grid QoS parameters», In IEEE, Proceedings of the ITI 2007, 29th international conference on information technology interfaces, (2007), p.703-707.
[10]	Zhiang, W., & J, L. «The measurement model of grid QoS», In IEEE, 10th international conference on computer supported cooperative work in design, 2006, (2006), p.1-6, Nanjing.
[11]	Saaty, Thomas L., «Decision making with the analytic hierarchy process», Int. J. Services Sciences, vol. 1, no. 1, (2008), pp. 83-98.
[12]	Beigne, E., C. F., V., P., C., A., R. M. «An asynchronous NOC architecture providing low latency service and its multi-level design framework», In 11th IEEE international symposium on asynchronous circuits and systems, (2005), p.54-63.
[13]	Goossens, K., Dielissen J., R. A. «Æthereal network on chip: Concepts, architectures, and implementations», IEEE Design and Test of Computers, 22(5), (2005), p.414-421.
[14]	Marescaux, T., Cor. H. «Introducing the SuperGT network-on-chip; SuperGT QoS: More than just GT», In Proceedings of design automation conference (DAC’07), (2007), p.116-121. San Diego, CA: ACM, IEEE.
[15]	Joven, J., M. A., Angiolini, F., Benini, L., D. M. G. «Exploring programming model-driven QoS support for NoC-based platforms»,In Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (CODES/ISSS ′10) (2010), p.65-74, Scottsdale, AZ.
[16]	Yang, L., Huac. H. «Grid service selection using QoS model», In Third international conference on semantics, knowledge and grid (SKG 2007), (2007), p.576-577.
[17]	Helali, A., Nasri Salem «Network on chip switch scheduling approach for QoS and hardware resources adaptation», International Journal of Computer Sciences and Engineering Systems (IJCSES), 3(1), (2009), p.29-35.
[18]	Helali, A., S. A., Bhar, S., Nasri Salem «Study of network on chip resources allocation for QoS management», Journal of Computer Science, 2(10), (2006), p.770-774.
[19]	Helali, A., S. A., Nasri, S., Divoux, T. «An approach for end-to-end QoS and network resources management», Computer Standards & Interfaces Journal, 28, (2005), p.93-108.
[20]	Liu, M., Xu, S., Sun S. «An agent-assisted QoS-based routing algorithm for wireless sensor networks», Journal of Network and Computer Applications, Elsevier, 35(1), (2012), p.29-36.
[21]	Nasri, Salem «Network on chip: A new approach of QoS metric modelling based on calculus theory», International Journal of Communications, Network and System Sciences, 3(5), (2011), p.53-60.
[22]	Saadaoui Abdelkader, Nasri, Salem «NoC: QoS metrics modelling and analysis based on dynamic routing», International Journal of Distributed and Parallel Systems (IJDPS), 3(2), (2012), p.43-52.
[23]	Nasri, Salem «New approach of QoS metric modeling on network on chip», International Journal of Communications, Network and System Sciences, 4(5), (2011), p.351-355.
[24]	Saadaoui Abdelkader, Salem Nasri. «Extended QOS Modeling based on Multi-Application Environment in Network on Chip», International Journal of Electronics, 102(1), (2015), pp. 89-106.
[25]	Yunus, S. A. M. J., Marsono, M. N., & Ibrahim, I. «Modeling router hotspots on network-on-chip», In IEEE, advanced communication technology (ICACT), 13th international conference, (2011), p.896-900), Seoul. IEEE.
[26]	Dally, W. J., A. H. «Deadlock-free adaptive routing in multicomputer networks using virtual channels», IEEE Transactions Parallel Distributed Systems, 4(4), (1993), p.466-475.
[27]	Nachiappan, C., Mis., A. K., Kan. M. T., Siv. A., Mutlu, O., Das, C. R. «Application-aware prefetch prioritization in on-chip networks», In Proceedings of the 21st international conference on parallel architectures and compilation techniques, (2012), p.441-442, Minneapolis, MN.
[28]	NS-2. The network simulator NS-2: http://www.isi.edu/nsnam/ns, 2007.
[29]	Winter, M., Pru. S., Gerh. P. F. «Hierarchical routing architectures in clustered 2D-mesh networks-on-chip», In IEEE, SoC design conference (ISOCC), (2010), p.388-391.
[30]	Yiping, D., Z, L., Wata., T. «An efficient hardware routing algorithms for NoC»,In Conference on Tencon 2010 IEEE region 10, (2010), p.1525-1530, Fukuoka. IEEE.