Estimating Message Latencies in Time-Triggered Shared-Clock Scheduling Protocols Built on CAN Network

Mouaaz Nahas^1,

¹Department of Electrical Engineering, College of Engineering and Islamic Architecture, Umm Al-Qura University, Makkah, KSA

Cite this paper:
Mouaaz Nahas. Estimating Message Latencies in Time-Triggered Shared-Clock Scheduling Protocols Built on CAN Network. Journal of Embedded Systems. 2014; 2(1):1-10. doi: 10.12691/jes-2-1-1

Abstract

The Controller Area Network (CAN) is an event-triggered protocol that is widely used in distributed real-time embedded systems. It has been demonstrated that a “Shared-Clock” (S-C) scheduling protocol can be used on top of CAN hardware to implement time-triggered network operations. Previous work in this area has led to the development of five different time-triggered S-C scheduling protocols referred to as: TTC-SCC1, TTC-SCC2, TTC-SCC3, TTC-SCC4 and TTC-SCC5 schedulers. This paper develops mathematical models for assessing message latencies between all communicating nodes in the different S-C scheduling protocols. In particular, the paper provides mathematical equations for estimating Master-to-Slave, Slave-to-Master, and Slave-to-Slave message latencies in all five schedulers. The paper then presents a small case study to allow a practical comparison of the communication behavior in the various S-C schedulers considered. The results show that the communication behavior, especially Slave-to-Slave message delays, can be improved significantly when TTC-SCC3, TTC-SCC4 and TTC-SCC5 scheduler implementations are used. The results also show that even a small selection of S-C scheduler implementations demonstrates a wide range of different patterns of behavior. It is therefore suggested that selection of the most appropriate scheduler will largely depend on requirements of the application for which the scheduler is intended.

Keywords:
scheduler architecture Master Slave jitter time-triggered co-operative Shared-Clock Controller Area Network message latency

This work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

Figures

References:

[1]	Pont, M, Patterns for Time-Triggered Embedded Systems: Building Reliable Applications with the 8501 Family of Microcontrollers, Addison Wesley, 2001.
[2]	Pont, M, “An object-oriented approach to software development for embedded systems implemented using C,” Transactions of the Institute of Measurement and Control, 25 (3). 217-238. 2003.
[3]	Pont, M. J., and Banner, M. P, “Designing embedded systems using patterns: A case study,” Journal of Systems and Software, 71 (3). 201-213. 2004.
[4]	Kurian, S., and Pont, M. J, “The maintenance and evolution of resource-constrained embedded systems created using design patterns,” Journal of Systems and Software, 80 (1). 32-41. 2007.
[5]	Wang, H., Pont, M. J., and Kurian, S, “Patterns which help to avoid conflicts over shared resources in time-triggered embedded systems which employ a pre-emptive scheduler,” SAE Transactions, 115 (7). 795-83. 2005.
[6]	Nahas, M, “Employing Two “Sandwich Delay” Mechanisms to Enhance Predictability of Embedded Systems Which Use Time-Triggered Co-operative Architectures,” International Journal of Software Engineering and Applications, 4 (7). 417-425. 2011.
[7]	Baker, T. P, and Shaw, A., “The cyclic executive model and Ada,” Real-Time Systems, 1 (1). 7-25. 1989.
[8]	Locke, C. D, “Software architecture for hard real-time applications: cyclic executives vs. fixed priority executives,” Real-Time Systems, 4 (1), 37-53. 1992.
[9]	Bosch, CAN Specification Version 2.0, Robert Bosch GmbH, 1991.
[10]	Farsi, M, and Barbosa, M. B., CANopen implementation: applications to industrial networks, Research Studies, 1999.
[11]	Fredriksson, L. B, “Controller Area Networks and the protocol CAN for machine control systems,” Mechatronics, 4 (2). 159-172. 1994.
[12]	Thomesse, J. P, “A review of the fieldbuses,” Annual reviews in Control, 22. 35-45. 1998.
[13]	Sevillano, L. J, Pascual, A., Jimenez, G., and Civit-Balcells, A., “Analysis of channel utilization for controller area networks,” Computer Communications, 21 (16). 1446-1451. 1998.
[14]	Philips, P8x592 8-bit microcontroller with on-chip CAN, Philips Semiconductor, 1996.
[15]	Siemens, C515C 8-bit CMOS microcontroller, user’s manual, Siemens, 1997.
[16]	Infineon, C167CR Derivatives 16-Bit Single-Chip Microcontroller, Infineon Technologies, 2000.
[17]	Philips, LPC2119/2129/2194/2292/2294 microcontrollers user manual, Philips Semiconductor, 2004.
[18]	Ayavoo, D, The development of reliable X-by-wire systems: assessing the effectiveness of a 'simulation first' approach, PhD Thesis, University of Leicester. 2006.
[19]	Short, M., and Pont, M. J, “Fault-tolerant time-triggered communication using CAN,” IEEE Transactions on Industrial Informatics, 3 (2). 131-142. 2007.
[20]	Leen, G., and Heffernan, D, “TTCAN: a new time-triggered controller area network,” Microprocessors and Microsystems, 26 (2). 77-94. 2002.
[21]	Ayavoo, D., Pont, M. J., Short, M., and Parker, S, “Two novel shared-clock scheduling algorithms for use with CAN-based distributed systems,” Microprocessors and Microsystems, 31 (5). 326-334. 2007.
[22]	Nahas, M, “Developing a Novel Shared-Clock Scheduling Protocol for Highly-Predictable Distributed Real-Time Embedded Systems,” American Journal of Intelligent Systems, 2 (5). 118-128. 2012.
[23]	Nahas, M., Pont, M. J., and Short, M, “Reducing message-length variations in resource-constrained embedded systems implemented using the Controller Area Network (CAN) protocol,” Journal of Systems Architecture, 55 (5). 344-354. 2009.
[24]	Nahas, M, “Applying Eight-to-Eleven Modulation to reduce message-length variations in distributed embedded systems using the Controller Area Network (CAN) protocol,” Canadian Journal on Electrical and Electronics Engineering, 2 (7). 282-293. 2011.