Design of an Efficient Low Power 4-bit Arithmatic Logic Unit (ALU) Using VHDL

Giridhari Muduli¹, Bibhudatt Pradhan¹, Manas Ranjan Jena^1, and Snigdharani Nath¹

¹Departemt of ETC, SIET, Odisha

Cite this paper:
Giridhari Muduli, Bibhudatt Pradhan, Manas Ranjan Jena and Snigdharani Nath. Design of an Efficient Low Power 4-bit Arithmatic Logic Unit (ALU) Using VHDL. International Transaction of Electrical and Computer Engineers System. 2014; 2(5):144-148. doi: 10.12691/iteces-2-5-3

Abstract

In this paper, we have designed an efficient low power 4-bit ALU using VHDL. Advancement in VLSI technology has allowed following Moore’s law for doubling component density on a silicon chip after every three years. Though MOS transistors have been scaled down, increased interconnections have limited circuit density on a chip. Furthermore, the size of transistor is limited by hot-carrier phenomena and increase in electric field that lead to degradation of device performance and device lifetime. It has become essential to look into other methods of adding more functionality to a MOS transistor, such as, the multiple- input floating gate MOS transistor structure proposed by Shibata and Ohmi. An enhancement in the basic function of a transistor has, thus, allowed for designs to be implemented using fewer transistors and reduced interconnections. In published literature, many integrated circuits have been reported which are using multi-input floating gate MOSFETs in standard CMOS process. Thus using the advanced VLSI technology the proposed ALU design is more efficient.

Keywords:
CPU GPU ALU RCA CSA CMOS

This work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

Figures

References:

[1]	M. Farmwald., “Design of High Performance Digital Arithmetic Units”. PhD thesis, Stanford University, Aug. 1981.
[2]	M. Morris Mano “Digital Design” (Pearson Education Asia. 3rd Ed, 2002).
[3]	N. Burgess. “The flagged prefix adder for dual additions”. In Proc. SPIE ASPAAI-7, volume 3461, pages 567-575, San Diego, Jul. 1998.
[4]	N. Quach and M. Flynn. “Design and implementation of the snap floating-point adder”. Technical Report CSL-TR-91-501, Stanford University, Dec. 1991.
[5]	Y. Hagihara, S. Inui, F. Okamoto, M. Nishida, T. Nakamura, and H. Yamada. “Floating point data paths with online built in self speed test”. IEEE J. Solid-State Circuits, 32 (3): 444-449, Mar. 1997.
[6]	R.V.K. Pillai, D. Al-Khalili and A.J. Al-Khalili “Power Implications of Additions in Floating Point DSP-an Architectural Perspective” Concordia University, Montreal CANADA; Royal Military College, Kingston, The IEEE International Conference Pages: 581-586, 1999.
[7]	E. Hokenek and R. Montoye. “Leading-zero anticipator (lza) in the ibm risc system/6000 floating-point execution unit”. IBM J. Res. Develop., 34 (1): 71-77, Jan. 1990.
[8]	Javier D. Bruguera and Tomas Lang “Leading one anticipation scheme for latency improvement in single data path floating point adders”, Department of Electrical and Computer Engineering, Spain. Pages 125-133, 2005.
[9]	S. Kang and Y. Leblebici “CMOS Digital Integrated Circuit, Analysis and Design” (Tata McGraw-Hill, 3rd Ed, 2003).
[10]	Ricardo Gonzalez, Benjamin M. Gordon, and Mark A. Horowitz,” Supply and Threshold Voltage Scaling for Low Power CMOS”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997.