Journal of Embedded Systems
ISSN (Print): 2376-7987 ISSN (Online): 2376-7979 Website: Editor-in-chief: Naima kaabouch
Open Access
Journal Browser
Journal of Embedded Systems. 2014, 2(1), 18-22
DOI: 10.12691/jes-2-1-4
Open AccessArticle

Decision Based Median Filter Algorithm Using Resource Optimized FPGA to Extract Impulse Noise

Rutuja N. Kulkarni1, and P.C. Bhaskar2

1Research Scholar, Department of Technology, Shivaji University, Kolhapur

2Professor, Department of Technology, Shivaji University, Kolhapur

Pub. Date: March 22, 2014

Cite this paper:
Rutuja N. Kulkarni and P.C. Bhaskar. Decision Based Median Filter Algorithm Using Resource Optimized FPGA to Extract Impulse Noise. Journal of Embedded Systems. 2014; 2(1):18-22. doi: 10.12691/jes-2-1-4


Median filter is a non-linear filter used in image processing for impulse noise removal. It finds its typical application in the situations where edges are to be preserved for higher level operations like segmentation, object recognition etc. This paper presents accurate and efficient noise detection and filtering algorithm for impulse noise removal. The algorithm includes two stages: noise detection followed by noise filtering. The proposed algorithm replaces the noisy pixel by clipping median value when other pixel values, 0’ s or 255’ s are present in the selected window and when all the pixel values are 0’ s and 255’ s then the noise pixel is replaced by mean value of all the elements present in the selected window. This median filter was designed, simulated and synthesized on the Xilinx family of FPGAs (XC3S500E of Spartan-3E). The VHDL was used to design the above 2-D median filter using ISE (Xilinx) tool & tested & compared for different grayscale images.

impulse median filter PSNR salt & pepper FPGA

Creative CommonsThis work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit


Figure of 9


[1]  Daggu Venkateshwar Rao, Shruti Patil, Naveen Anne Babu and V Muthukumar “Implementation and Evaluation of Image Processing Algorithms on Reconfigurable Architecture using C-based Hardware Descriptive Languages” International Journal of Theoretical and Applied Computer Sciences Volume 1 Number 1 (2006) pp. 9-34.
[2]  H. Hwang and R. A. Hadded, “Adaptive median filter: New algorithms and results,” IEEE Trans. Image Process., vol. 4, no. 4, pp. 499-502, Apr. 1995.
[3]  S. Zhang and M. A. Karim, “A new impulse detector for switching median filters,” IEEE Signal Process. Lett., vol. 9, no. 11, pp. 360-363, Nov. 2002.
[4]  P. E. Ng and K. K. Ma, “A switching median filter with boundary discriminative noise detection for extremely corrupted images,” IEEE Trans. Image Process., vol. 15, no. 6, pp. 1506-1516, Jun. 2006.
[5]  W. Zhou and Z. David, “Progressive switching median filter for the removal of impulse noise from highly corrupted images,” IEEE Trans On Circuits and Systems: Analog and Digital Signal Processing, vol. 46, no. 1, pp. 78-80, 1999.
[6]  D. R. K. Brownrigg, “The weighted median filter,” Commun. ACM, vol. 27, no. 8, pp. 807-818, 1984.
[7]  S. Marshall, “New direct design method for weighted order statistic filters,” VISP, vol. 151, no. 1, pp. 1-8, February 2004.
[8]  M. C Hanumantharaju, M. Ravishankar, D. R Rameshbabu and S. B Satish “An Efficient VLSI Architecture for Adaptive Rank Order Filter for Image Noise Removal” International Journal of Information and Electronics Engineering, Vol. 1, No. 1, July 2011.
[9]  Tarek M. Bittibssi, Gouda I. Salama, Yehia Z. Mehaseb and Adel E. Henawy “Image Enhancement Algorithms using FPGA” International Journal of Computer Science & Communication Networks, Vol. 2 (4), 536-542.