American Journal of Electrical and Electronic Engineering
ISSN (Print): 2328-7365 ISSN (Online): 2328-7357 Website: Editor-in-chief: Naima kaabouch
Open Access
Journal Browser
American Journal of Electrical and Electronic Engineering. 2018, 6(1), 1-10
DOI: 10.12691/ajeee-6-1-1
Open AccessArticle

Hardware Development of the In-Vehicle System Modules for the EU Emergency Call

Majeed Nader1, and John Liu1

1Electrical and Computer Engineering Department, Wayne State University, Detroit, USA

Pub. Date: January 16, 2018

Cite this paper:
Majeed Nader and John Liu. Hardware Development of the In-Vehicle System Modules for the EU Emergency Call. American Journal of Electrical and Electronic Engineering. 2018; 6(1):1-10. doi: 10.12691/ajeee-6-1-1


This paper presents the hardware design and implementation of the in-vehicle system (IVS) for the European Union (EU) emergency call (eCall) system. Modules of the IVS are developed and implemented on a field programmable gate array (FPGA) device. The modules are simulated, synthesized, and optimized to be loaded on a reconfigurable device as a system-on-chip (SoC) for the IVS electronic device. Benchtop test is completed for testing and verification of the developed modules. The hardware architecture and interfaces are discussed. The IVS signal processing time is analyzed for multiple frequencies. A range of appropriate frequency and two hardware interfaces are proposed. A state-of-the-art FPGA design is employed as a first implementation approach for the IVS prototyping platform. This work can be used as an initial step to implement all the modules of the IVS on a single SoC chip.

EU emergency-call (eCall) FPGA in-vehicle system CRC modulator

Creative CommonsThis work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit


Figure of 16


[1]  E. Biox, “Definition of a protocol of automatic identification and notification of road accidents and development of an advanced eCall system,” SAE Technical Paper, doi:10.4271/2014- 01 -2029. Mar. 2014.
[2]  European Commission, “eCall: Time saved = lives saved,” Press Release, Brussels, January 26, 2016. Website:
[3]  B. Jon, et al., “eCall++: An enhanced emergency call system for improved road safety” in IEEE, Vehicular Networking Conference (VNC), Columbus, OH, 2016, pp. 1-8.
[4]  “eCall data transfer; in-band modem solution; general description,” 3GPP, Tech. Rep. TS26.267.
[5]  M. Werner, et al., “Cellular in-band modem solution for eCall emergency data transmission” in IEEE, Vehicular Technology Conference, Barcelona, Spain, 2009, pp. 1-6.
[6]  D. Engelhardt, et al., “FPGA implementation of a full HD real-time HEVC main profile decoder,” IEEE Trans. on Consumer Electronics, vol. 60, no.3, pp. 476-484, Nov. 2014.
[7]  B. Zafarifar, T. Kerkhof, and P With, “Texture-adaptive skin detection for TV and its real-time implementation on DSP and FPGA,” IEEE Trans. on Consumer Electronics, vol. 58, no. 1, pp. 476-484, Mar. 2014.
[8]  B. Muralikrishna, G.L. Madhumati, H. Khan, and K.G. Deepika, “Reconfigurable system-on-chip design using FPGA,” in 2nd International Conference on Devices, Circuits and Systems (ICDCS), 2014, pp.1-6.
[9]  J. Pan, N. Qi, B. Xue, and Q.Ding, “Design and hardware implementation of FPGA & chaotic encryption-based wireless,” in IEEE International Conference on Instrumentation, Measurement, Computer, Communication and Control, 2011, pp. 691-695.
[10]  E. Fusella, A. Cilardo, and A. Mazzeo, “Scheduling-aware interconnect synthesis for FPGA-based Multi-Processor Systems-on-Chip,” in IEEE 25th International Conference on Field Programmable Logic and Applications (FPL), London, 2015, pp.1-2.
[11]  S. Lu, et al., “Design and Implementation of an ASIC-based Sensor Device for WSN Applications,” IEEE Trans. on Consumer Electronics, vol. 55, no. 4, pp. 1959-1967, Nov. 2009.
[12]  C. Su and Y. Sie, “An FPGA implementation of chaotic and edge enhanced error diffusion,” IEEE Trans. on Consumer Electronics, vol. 56, no. 3, pp. 1755-1762, Aug. 2010.
[13]  G. Kiokes, et al., “Design and implementation of an OFDM system for vehicular communication with FPGA technologies,” in IEEE 6th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), Athens, Greece, April 6-8, 2011, pp. 1-6.
[14]  C. Yao, et al., “VLSI implementation of a real-time vision based lane departure warning systems,” in IEEE 12th International Conference on ITS Telecommunication, Taipei, Taiwan, 2012, pp. 170-174.
[15]  M. Nader and J. Liu. “FPGA design and implementation of demodulator/decoder module for eCall In-Vehicle System” in IEEE, 2016 International Conference on Embedded Systems and Applications (ESA15), Vegas, USA, Jul. 27-30, 2015, pp. 3-9.
[16]  M. Nader and J. Liu. “Developing modulator and demodulator for the EU eCall in-vehicle system in FPGAs” in IEEE, 2016 International Conference on Computing, Networking and Communications (ICNC), Hawaii, USA, 2016, pp. 1-5.
[17]  S.K.S. Chan and V.C.M Leung, “An FPGA Receiver for CPSK spread spectrum,” IEEE Trans. on Consumer Electronics, vol. 45, no. 1, pp. 181-191, Aug. 2002.
[18]  B. Tietche, O. Romain, and B. Denby, “Sparse channelizer for FPGA based simultaneous multichannel DRM30 receiver,” IEEE Trans. on Consumer Electronics, vol. 61, no. 2, pp. 151-159, Jul. 2015.
[19]  P. Juarez, et al., “A DVB-H Receiver and Gateway Implementation on an FPGA and DSP based platform,” IEEE Trans. on Consumer Electronics, vol. 57, no. 2, pp. 372-378, Jul. 2011.
[20]  S. Sanchez-Solano, et al., “FPGA implementation of embedded fuzzy controllers for robotic applications,” IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 19371945, Aug. 2007.
[21]  Texas Instruments, “Introduction to the controller area network (CAN),” Application Report, SLOA101A, August 2002.
[22]  Texas Instruments, “Using the I2S audio interface od DS90Ux92x FPD Link III Device,” Application Report, SNLA221, June 2013.
[23]  u-blox AG, “LEON-G100/G200 - Data Sheet” GSM.G1-HW-09001-B, 2009.
[24]  u-blox AG, “Wireless modules, data and voice modules, AT commands manual” WLS-SW-11000-2, 2011.
[25]  C. Cheng and K. K. Parhi, “High-Speed parallel CRC implementation based on unfolding, pipelining, and retiming,” IEEE Transactions on Circuits and Systems II: Express Briefs,vol. 53, no. 10, pp. 1017-1021, 2006.
[26]  S.M. Sait and W. Hasan, “Hardware design and VLSI implementation of a byte-wise CRC generator chip” in IEEE Tran. on Consumer Electronics, vol. 58, no. 1, pp. 195-200, Aug. 2002.
[27]  Xilinx, “Nexys4 DDR FPGA Board Reference Manual,” Document Number: 502-292. April 11, 2016.
[28]  “eCall data transfer; in-band modem solution; ANSI-C reference code,” 3GPP, Tech. Rep. TS26.268.
[29]  Xilinx, “ML505/ML506/ML507 evaluation platform user guide” UG347 (v3.1.2), May 16, 2011.