American Journal of Electrical and Electronic Engineering
ISSN (Print): 2328-7365 ISSN (Online): 2328-7357 Website: http://www.sciepub.com/journal/ajeee Editor-in-chief: Naima kaabouch
Open Access
Journal Browser
Go
American Journal of Electrical and Electronic Engineering. 2014, 2(1), 17-20
DOI: 10.12691/ajeee-2-1-4
Open AccessReview Article

Selective Harmonic Elimination (SHE) for 3-Phase Voltage Source Inverter (VSI)

V. Karthikeyan1, , V.J. Vijayalakshmi2 and P. Jeyakumar3

1Department of ECE, SVS College of Engineering, Coimbatore, India

2Department of EEE, Sri Krishna College of Engg & Tech., Coimbatore, India

3Department of ECE Karpagam University, Coimbatore, India

Pub. Date: January 09, 2014

Cite this paper:
V. Karthikeyan, V.J. Vijayalakshmi and P. Jeyakumar. Selective Harmonic Elimination (SHE) for 3-Phase Voltage Source Inverter (VSI). American Journal of Electrical and Electronic Engineering. 2014; 2(1):17-20. doi: 10.12691/ajeee-2-1-4

Abstract

The Selective Harmonic Elimination (SHE) for 3-Phase Voltage Source Inverter (VSI) is presented here. The projected work investigates the Selective Harmonic Elimination (SHE) to eliminate harmonics produced by Pulse Width Modulation (PWM) inverter. The selective harmonic elimination method for three phase Voltage Source Inverter (VSI) is generally based on ideas of opposite harmonic injection. In this proposed scheme, the lower order harmonics (3rd, 5th, 7th, and 9th) are eliminated by the dominant harmonics of same order generated in opposite phase by Sinusoidal Pulse Width Modulation (SPWM) inverter and by using this scheme the Total Harmonic Distortion (THD) is reduced. Analysis of Sinusoidal Pulse Width Modulation (SPWM) technique and Selective Harmonic Elimination (SHE) is simulated using MATLAB/SIMULINK model.

Keywords:
Selective Harmonic Elimination (SHE) Pulse Width Modulation (PWM) e Total Harmonic Distortion (THD) and Voltage Source Inverter (VSI)

Creative CommonsThis work is licensed under a Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

Figures

Figure of 8

References:

[1]  Ray, R.N., Chatterjee, and Goswami, S.K, “Reduction of voltage harmonic using optimization – based combined approach on” proceeding on IET Power Electronics, 3 (3). 334-344. 2008.
 
[2]  Mohamed S.A.Dahidah and Vassilios G. Agelidis, “Selective harmonic elimination PWM control for Cascaded multilevel voltage source converters: A generalized formula” IEEE Trans on power electronics, 23(4). 1620-1630. Jul. 2008.
 
[3]  Wells, Jason R. Xin Geng, Chapman, Patrick L. and Krein, Philip T. “Modulation based harmonic elimination” IEEE Transactions on Power Electronics, 22(1). 2007.
 
[4]  Fellow, Javier Napoles, Jose Ignacio Leon, and Aguirre, Miguel A. “A flexible selective harmonic mitigation to meet grid codes in three level PWM converters” IEEE Transactions on Industrial Electronics, 54(6).Dec.2007.
 
[5]  Hadji, S. Touhami O. and C.J.Goodman, “Vector- optimized harmonic elimination for single- phase pulse width modulation inverters/converters” IET Electr.Power Appl.,1(3). 423-432. 2007
 
[6]  Agllidis V.G, Balouktsis A, and Cosar C, “Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: analysis and experimental verification” IEEE Trans.Power Electron. 22(1) 491-499. 2007.